Skip to content

Technical writing

Writing

Notes on design-for-test, chiplet architecture, memory repair and the growing problem of testing silicon after it ships.

Coming soon

First pieces in progress. Planned topics include why in-field test is becoming the hardest problem in AI datacenter silicon, what actually happens between fuse ROM and a working die, and what a DFT-specific network buys you that a functional NoC cannot.

Get notified →